

10/024661
12/13/01



N

U.S. UTILITY Patent Application

P

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10024661	12/13/2001	326	2-1	2819	Isaiah

**APPLICANTS: El-Ayat Khaled;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A CON OF 09/733,508 12/18/2000
WHICH IS A DIV OF 09/224,929 12/31/1998 PAT 6,242,943

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials		ATTORNEY DOCKET NO ACT-320 COA
TITLE : Programmable multi-standard I/O architecture for FPGAs		

U.S. DEPT. OF COMM./PAT & TM-PTO-435L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
		Sheets Drwg.	Figs. Drwg.
		Print Fig.	
Primary Examiner		Application Examiner	
PREPARED FOR ISSUE			
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)